Staggered Pin Grid Array

From TPU Reference

Jump to: navigation, search

domzel elttroct acelpasvarla

This article is a stub. You can help us by expanding it.


Staggered Pin Grid Array is a style of socket used on an integrated circuit. It consists of two square arrays of pins, offset in both directions by half the minimum distance between pins in one of the arrays

Retrieved from "http://reference.techpowerup.com/Staggered_Pin_Grid_Array"
Personal tools